In this dissertation, a vital step of VLSI physical design flow, synthesis of clock distribution networks, is investigated. Clock network synthesis (CNS) involves large and complex optimization ...
Today 's problems in chip design are related to flow, not tools.Building an in-house flow — the successful interplay of tools, data and people — has become increasingly difficult because there aren't ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback